

# **Deep Neural Network Inference with Analog In-Memory Computing**

**Manuel Le Gallo**

**Staff Research Scientist, IBM Research Europe**

**MS2F - Emerging Computing Technologies  
for Next-Generation High-Performance  
Computing, PASC25**

**June 16, 2025**




# Outline


- Introduction to deep learning with in-memory computing
- IBM HERMES Project Chip
- Software/applications advancements towards next-gen AIMC accelerators
- 2 promising architecture advancements towards next-gen AIMC accelerators
- Conclusion

# A revolution fueled by deep neural networks

## Artificial deep neural networks




## Convolutional neural



He et al., “Deep Residual Learning for Image Recognition”, CVPR (2016)

## Transformers



Vaswani et al., “Attention is all you need”, NeurIPS (2017)

# Hardware challenges for DNNs

## The lost decades

DNN + backprop (1980s)

2010

## The arrival of Graphical Processing Units

WIRED STAFF SCIENCE JUN 26, 2012 11:15 AM

### Google's Artificial Brain Learns to Find Cat Videos


When computer scientists at Google's mysterious X lab built a neural network of 16,000 computer processors with one billion connections and let it browse YouTube, it did what many web users might do -- it began to look for cats.

16,000 Central Processing Units (CPUs) (2010)

→ 48 Graphical Processing Units (GPUs) (2012)


*Hooker, “The hardware lottery”, Comm. ACM (2021)*

*Dally et al., “Evolution of the Graphics Processing Unit”, IEEE Micro (2021)*




*Silver et al., “Mastering the game of Go without human knowledge”, Nature (2017)*

# The plateauing of energy efficiency





Reuther et al., “AI and ML Accelerator Survey and Trends”, IEEE HPEC (2022)



Murmann, “Mixed-Signal Computing for Deep Neural Network Inference”, IEEE TVLSI (2020)

# In-memory computing-based DNN accelerator


- Can we architect a DNN accelerator where the synaptic weights are kept stationary?



Sebastian et al., “Memory devices and applications for in-memory computing”, *Nature Nano* (2020)




# In-memory computing-based DNN accelerator



*Eleftheriou et al., “Deep learning acceleration based on in-memory computing”, IBM JRD (2019)*  
*Sebastian et al., “Memory devices and applications for in-memory computing”, Nature Nanotech. (2020)*



# IMC-based DNN accelerators @ IBM Research - Zurich






# IBM's Recent AIMC-based AI Chip Prototypes

## IBM HERMES project chip



### Le Gallo et al., Nature Electronics (2023)

- 64 tiles with 256x256 crossbar arrays
- ADCs integrated per tile along with digital processing units
- A digital communication fabric




### Ambrogio et al., Nature (2023)

- 34 tiles with 512x512 crossbar arrays
- ADCs not integrated per tile
- Analog communication: Uses a 2D routing mesh to transmit data in duration format





**Fabricated in 14nm CMOS technology node with embedded phase-change memory in the back-end**

# IBM Hermes Project Chip: architectural overview




- Each of the 64 cores comprises 256x256 crossbar arrays of unit cells with peripheral circuitry
- Each core has 256 integrated CCO-based ADCs and 32 current DACs for programming
- Each unit cell comprises four phase-change memory devices (Total: 16M PCM devices)
- On-chip local and global digital processing as well as a communication fabric

# Performance

		 Kwa et al., ISSCC (2022)	 Wan et al., Nature (2022)	 Hung et al., Nature Electr. (2021)
CMOS technology	14 nm	40nm	130 nm	22 nm
AIMC device	PCM	PCM	RRAM	RRAM
Chip area (mm <sup>2</sup> )	144	18	159	6
Number of cores (core size)	64 (256x256)	8 (256x1024)	48 (256x256)	8 (1024x512)
Number of weights	4.2M	400k	1.6M	524k
Input/weight/output precision	8b/Analog/8b	8b/8b/19b	4b/Analog/6b	8b/8b/14b
CIFAR-10 accuracy	-	92.81%	85.66%	92.01%
Peak MVM throughput (TOPS)	63.1	16.1	0.754	0.0337
MVM TOPS/W	9.76	2.48	16	15.6
MVM GOPS/mm <sup>2</sup>	1550	400	4.7	5.61
Non-MVM operations supported	ReLU/sigmoid/tanh, batch norm., LSTM hidden state, partial sum accumulation			
		-	ReLU/sigmoid/tanh	-

- Highest CIFAR-10 accuracy
- >15x higher MVM throughput per area than SoA resistive-memory chips
- MVM TOPS/W somewhat lower due to large number of ADCs and LDPUs (>75% of power)


# Towards next gen AIMC chips





# Software: IBM Analog AI Hardware Acceleration Kit

<https://aihw-composer.draco.res.ibm.com/>



## Overview

- Analog crossbar simulator that focuses on the algorithmic level and algorithmic advances of Analog AI
- Analog AI training and inference simulations
- Bring your own models and datasets to evaluate the impact of emerging analog AI hardware on your DL workloads using the flexibility of PyTorch




***M. Rasch et al., AICAS, 2021***

***Le Gallo et al., APL Machine Learning, 2023***

## Capabilities:

- Simulate analog neural network operation including forward/backward pass and update
- Abstract functional models of material characteristics with adjustable parameters
- Hardware-aware training for inference capability
- Inference simulator with drift and statistical (programming) noise models calibrated on hardware
- Full GPU support and substantial online documentation

Manuel Le Gallo, IBM Research - Europe




## Roadmap

- Additional neural network layers
- Algorithmic advances to improve training and inference accuracy
- Premium hardware demonstrations
- Real hardware demonstrations
- Analog materials device builder



# Applications: Inherent adversarial robustness of AIMC



*Lammie et al., Nature Comm. (2025)*

- Experimental proof that networks implemented on AIMC hardware are **inherently more robust to adversarial attacks** than when implemented on digital hardware
- Experimentally validated on the IBM HERMES project chip
- The cause of this additional robustness is the **intrinsic noise of the AIMC devices**

# Promising Application Domains

## Embedded neural processing units




***Boybat et al., “Heterogeneous Embedded Neural Processing Units Utilizing PCM-based Analog In-Memory Computing”, IEDM (2024)***

## Stand-alone accelerators



***Büchel et al., “Efficient Scaling of Large Language Models with Mixture of Experts and 3D Analog In-Memory Computing”, Nature CS (2025)***


# An AIMC-based NPU Architecture



*Boybat et al., IEDM (2024)*

- Multiple AIMC and Digital accelerator nodes interconnected by a communication fabric
- Different flavors of custom and programmable digital accelerator nodes
- The NPU configuration is **estimated to have ~30 mm<sup>2</sup> area and ~1W average power dissipation** on ST's 28nm FD-SOI technology at 500MHz

# NPU Architecture: Performance



Devices	Domain	Node [nm]	Freq.[GHz]	Inf/s	Inf/s [scaled]**
ARM Ethos-U65™ *	Edge	16	1	6	4
NPU, 2 digital accelerators	Edge	28	0.5	15.3	15.3
NPU, 3 digital accelerators	Edge	28	0.5	29.3	29.3
NPU, 5 digital accelerators	Edge	28	0.5	51.6	51.6
Google Pixel 6, EdgeTPU™ [13]	Phones (High-end SoC)	5	Up to 2.8	66.7	29.7
Qualcomm Snapdragon X Elite, Hexagon™ [12]	Laptop (High-end SoC)	4	Up to 3.8	298.9	121.2
Exynos 2400, Samsung NPU [12]	Phones (High-end SoC)	4	Up to 3.2	317.1	128.5
Qualcomm Snapdragon 8 Gen 3, Hexagon™ [12]	Phones (High-end SoC)	4	Up to 3	433.3	175.7



\* Using MobileBERT-EdgeTPU-XS-quant model obtained from [13]

\*\* Technology scaling done in line with ST process insights and [14]

**Boybat et al., IEDM (2024)**

- Supports a wide range of Neural Network (NN) models, including CNNs, LSTMs, and even Transformers
- The NPU configuration is estimated to deliver competitive inference throughput approaching the performance of high-end SoCs for mobile devices

# Stand-alone Accelerators Based on 3D AIMC



- Dramatic improvements in storage density for 3D non-volatile memory
- 3D non-volatile memory will be a game-changer for AIMC
- Would facilitate full-weight stationarity even for very large networks


*Buechel et al., Nature Computational Science (2025)*

*Shim et al., Proc. MEMSYS (2020)*

*Bavandpour et al., Neuromorphic Computing and Engineering (2021)*




# Mixture of Experts (MoEs) with 3D AIMC



*Buechel et al., Nature Computational Science (2025)*

- MoEs replace each feedforward network in a Transformer with multiple expert networks
- Faster inference than dense networks with less parameters and higher accuracy
- Each expert can be implemented on a tier of a 3D AIMC tile -> **Ideal fit for 3D AIMC!**

# Mixture of Experts with 3D AIMC: Performance



*Buechel et al., Nature Computational Science (2025)*


- Estimates from simulations show that throughput-per-area of 3D AIMC is up to 20x higher than A100 GPU, and energy efficiency is up to 1000x higher than A100 GPU

# Summary

- **In-memory computing is arguably the next key breakthrough towards further improving the computational efficiency of deep neural networks**
  - Brain-inspired: Stationary synapses and analog processing
  - Arguably the only way to [run LLMs on a thumb-drive sized system](#)
- **Advanced research prototype chips in 14nm CMOS technology with embedded PCM**
  - Demonstrate the feasibility of achieving [software-equivalent accuracies](#)
  - Seamless interface of [analog computing with digital processing units](#)
- **Software/applications advancements**
  - AIHWKIT software library can be used to benchmark the accuracy of large networks on AIMC, [now supporting LLMs](#)
- **Two promising application domains**
  - Embedded neural processing units based on AIMC
  - Stand-alone AIMC accelerators with enormous weight capacity

# Contributors


- In-memory computing group, IBM Research – Zurich,
- IBM Research – Almaden, CA, USA
- IBM Research – Albany, NY, USA
- IBM Research – Tokyo, Kawasaki, Japan
- IBM TJ Watson Research Center, NY, USA
- ETH Zürich, EPFL, Patras, KCL, Oxford, WWU Münster, Groningen etc.



# Backup




# Programming to a target conductance value



$$W_{ij} \in [-1, 1]$$



$$G_{ij} = W_{ij} G_{\max}$$

$$G_{ij} = (g_1^+ + g_2^+) - (g_1^- + g_2^-)$$



- Differential configuration to facilitate storage of bipolar weights
- Synaptic weights stored in terms of analog conductance values of one or two devices per polarity
- Iterative programming algorithms used to achieve a target conductance value


# Matrix-vector multiplication



- 256-dimensional input vectors of 8-bit resolution
- Fully stationary synaptic weights stored in terms of analog conductance values
- 256-dimensional output vectors of 8-bit resolution
- Each MVM operation takes either **128ns (~1 TOPS)** or **512ns (~0.25 TOPS)**
- Achieved precision between 3 and 4 bits compared with **8-bit input/output and N-bit weight digital computation**

# Phase-change memory



## Commonly used phase change materials



*Wuttig & Yamada, Nature Materials, 2007*

*Le Gallo et al., J. Phys. D, 2020*


- A nanometric volume of phase change material between two electrodes
- “WRITE” Process
  - ✓ By applying a voltage pulse the material can be changed from crystalline phase (SET) to amorphous phase (RESET)
- “READ” process
  - ✓ Low-field electrical resistance





# CIFAR-10 image classification

- Resnet-9 CNN with **1'866'536** weights for CIFAR-10 image classification (**40 cores**)
- All convolutional layers implemented with fully on-chip analog/digital computations
- Software accuracy: **93.67%**
- On-Chip accuracy: **92.81%**

## Neural network




## Hermes implementation



# Image caption generation


## Neural network



$t=0$ : **Network IN:** {Image embedding}    **Network OUT:** "the"    Partial caption: "the"  
 $t=1$ : **Network IN:** "the"    **Network OUT:** "white"    Partial caption: "the white"  
 $t=2$ : **Network IN:** "white"    **Network OUT:** "cat"    Partial caption: "the white cat"  
 ...

- LSTM network with **4,080,384** weights used to generate image captions (**64 cores**)
- LSTM and dense layer computations on-chip
- Off-chip embedding layers and caption buffer

## Hermes implementation




Impl.	BLEU-1	BLEU-2	BLEU-3	BLEU-4
Software	0.534	0.340	0.206	0.135
Hermes	0.544	0.346	0.206	0.134

*BLEU metric matches the n-grams of the produced caption with reference ones. Number between 0 and 1 (higher is better).*



# IBM Analog AI Hardware Composer



<https://aihw-composer.draco.res.ibm.com/>

## Interactive No-code Cloud Experience

- Cloud-based simulations
- Pre-configured analog device presets
- Show-case new algorithmic advancements
- Seamless interaction with GitHub open-source AIHWKIT

## Roadmap

- Analog hardware access
- Backend-integration with AiMOS
- More neural network templates
- BYO Model and datasets
- Analog materials device builder
- Performance models






Templates for inference and training experiments

Compose your neural network and select various analog and neural network parameters

Select from a wide range of pre-configured device presets

Analog-friendly optimizers

Configure various noise models for inference simulation



# IBM Analog Cloud Composer



## Interactive Cloud Composer


No code experience. Explore training with analog and neural networks

<https://aihw-composer.draco.res.ibm.com>

**Released in January 2024**


# First of a Kind Analog Chip Access

A brand-new Interactive Experience for Inference on Real Analog AI Hardware




**Free**  
access to  
1T1R chip  
with **1M**  
**PCM cells**

[Live Demo](#)



# Software: Custom training for DNN inference





HWA training DNN	Test error in %					Normalized acc. in %		
	FP <sub>32</sub>	1 second	1 hour	1 day	1 year	$\mathcal{A}^{1h}$	$\mathcal{A}^{1d}$	$\mathcal{A}^{1y}$
ResNet-32 CF10	5.80	6.73 ± 0.02	6.99 ± 0.02	7.33 ± 0.03	8.55 ± 0.09	98.6	98.2	96.7
WideResNet-16 CF100	20.00	19.61 ± 0.02	19.78 ± 0.02	20.10 ± 0.02	21.12 ± 0.03	<b>100.3</b>	<b>99.9</b>	98.6
ResNet-18 <sup>†</sup> ImNet	30.50	31.28 ± 0.02	31.59 ± 0.02	31.98 ± 0.03	33.43 ± 0.05	98.4	97.9	95.8
ResNet-50 <sup>†</sup> ImNet	23.87	24.56 ± 0.01	24.83 ± 0.02	25.29 ± 0.03	27.21 ± 0.04	98.7	98.1	95.6
DenseNet-121 <sup>†</sup> ImNet	25.57	26.46 ± 0.02	26.96 ± 0.03	27.67 ± 0.04	30.85 ± 0.08	98.1	97.2	92.9
WideResNet-50 <sup>†</sup> ImNet	21.53	23.43 ± 0.02	23.76 ± 0.02	24.21 ± 0.03	26.71 ± 0.06	97.2	96.6	93.4
BERT-base GLUE8	17.47	17.43 ± 0.09	17.55 ± 0.12	17.58 ± 0.12	17.99 ± 0.12	<b>99.8</b>	<b>99.8</b>	98.9
Albert-base GLUE8	19.46	20.52 ± 0.18	20.45 ± 0.16	21.08 ± 0.18	22.18 ± 0.21	97.8	96.4	94.0
Speech <sup>□</sup> SWB300	14.05	14.24 ± 0.01	14.24 ± 0.01	14.29 ± 0.02	14.42 ± 0.02	<b>99.8</b>	<b>99.7</b>	<b>99.6</b>
LSTM PTB	72.90	72.97 ± 0.00	73.00 ± 0.00	73.02 ± 0.00	73.10 ± 0.01	<b>99.6</b>	<b>99.6</b>	<b>99.3</b>
RNN-T SWB300	11.80	12.22 ± 0.04	12.36 ± 0.02	12.42 ± 0.04	12.78 ± 0.04	<b>99.4</b>	<b>99.3</b>	98.9

*Joshi et al., Nature Comm. (2020); Rasch et al., Nature Comm. (2023)*

- A custom “**additive noise training**” procedure required to deal with the lower-precision MVM operations
- The key idea is to **inject noise to the synaptic weights** in proportion to the synaptic weight noise during the forward pass of training
- Many larger-scale deep neural networks can be successfully retrained to show iso-accuracy with the floating-point implementation



# Software: AIHWKIT-Lightning ⚡

- New lightweight library as a faster alternative to AIHWKIT with less features: <https://github.com/IBM/aihwkit-lightning>
- Aimed for training very large networks (e.g. LLMs)
- Can train Phi-3-Mini (3.8B parameters) on 1B tokens in under 6 hours using 96 V100 GPUs. 24h on 8 A100 GPUs.



*Buechel et al., NeurIPS MLNCP (2024)*

# AIMC Accelerator Node




*Boybat et al., IEDM (2024)*

- 512x512 array per AIMC node
- Potential for 8 different weight sets at lowest precision (>2M weights)
- Multiple PCM devices can be combined for higher compute precision
- Current-controlled oscillator-based ADCs



# Mixture of Experts with 3D AIMC: Accuracy



***Buechel et al., Nature Computational Science (2025)***

- With hardware-aware training, we can get acceptable accuracies (within 99% of SW baseline) with an MoE for language modeling on WikiText-103 at noise levels comparable to Hermes chip